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 
Abstract—By using coupled inductors, impedance-source 
inverters can greatly increase their voltage step-up abilities at the 
expense of high voltage spikes at their dc-links due to leakage 
inductances. These voltage spikes can then cause damages and 
greater power losses. Therefore, to better clamp their dc-link 
voltages, various absorbing circuits have been proposed in this 
letter for forming a unique family of impedance-source inverters 
with even higher gains. The abilities of these inverters in clamping 
their dc-link voltages have been verified by experimental results 
presented at the end of the letter. 
 
Index Terms—coupled inductor, Impedance-source inverter, 
leakage inductance, voltage spikes, Y-source inverter. 
 
I. INTRODUCTION 
ver the past one and half decades, various impedance- or 
Z-source inverters (ZSIs) [1] have been proposed for 
voltage-boosting by including a unique shoot-through (ST) 
state in the power circuit. Most of them have aimed to achieve a 
high step-up gain without excessively lowering the inverter 
modulation ratio. For instances, in [2], diode-capacitor unit 
have been introduced to the most elementary ZSI, while in [3], 
a cascaded quasi-ZSI (QZSI) has been proposed. But, in both 
ZSIs, their number of components may increase significantly, 
depending on the extent of improvement targeted. 
They may therefore not be as competitive as the high 
frequency transformer isolated ZSI (HFFI-QZSI) proposed in 
[4], where an isolated transformer has been used for gain 
boosting. The tradeoff is an extra switch, which may 
complicate the gate-driving and protection. To avoid that 
switch, while still relying on magnetics for voltage-boosting, 
coupled-inductor impedance-source inverters (CISIs) may be 
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better choices [5]-[11]. Nevertheless, they are commonly 
burdened by high voltage spikes at their dc-links, caused by the 
interruption of leakage currents of coupled inductors. 
Some absorbing circuits for lowering these voltage spikes, 
and then absorbing the interrupted leakage energies, are thus 
necessary. In [5], the absorbing circuits proposed are an active 
snubber and a passive clamp, which can respectively be used 
with the T-source inverter. The active snubber includes an extra 
switch, while the passive clamp carries a large circulation 
current. They are thus not optimal solutions. Two other 
clamping circuits have been proposed in [12] and [13], but an 
impedance-source inverter protected by either of them will 
suffer small voltage spikes on the dc-link from the ST to the 
non-ST (NST) states unintentionally. Yet another recycling 
circuit has been proposed in [14], which although can generate 
a high gain and eliminate the dc-link spikes, but can only be 
used with a traditional coupled-inductor converter. 
There are hence many existing challenges yet to be resolved, 
which this letter has attempted by proposing a family of twelve 
high step-up CISIs. Basic idea of the proposed inverters is to 
appropriately add novel absorbing circuits to the traditional 
CISIs. The absorbing circuits can then recycle leakage energies 
timely during state transitions, which upon ensured, greatly 
reduce transient voltage spikes at dc-links of the inverters. 
Besides, compared with the traditional CISIs, the proposed 
inverters generate higher gains, even though they share the 
same ST and NST operating principles. Their similar operating 
principles have also rendered a full presentation of all 
mathematical derivations for the twelve inverters as 
unnecessarily duplicative. Therefore, only mathematical 
derivation for the diode-assisted Y-source inverter has been 
presented, but for better gain comparison, final expressions for 
the twelve inverters have been summarized as a table to be 
discussed later. 
II. TOPOLOGIES 
A family of twelve CISIs with effective absorbing circuits 
are provided in Fig. 1, where their respective absorbing circuits 
have been drawn in red. The remaining components in black are 
existing CISIs proposed in the literature, but they are not 
practically ideal because of high voltage spikes. Additionally, 
in each topology, Lcouple represents its coupled inductor, which 
can be the Y-type [8], T-type [5], ∆-type [9], LCCT-type [15] 
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or Г-type [7], as shown in Fig. 2. The resulting twelve 
topologies can then be categorized into four types, named 
respectively as the T-source, quasi-Z-source, LCCT, and 
diode-assisted (DA) types, according to their applications and 
structures. Irrespective of that, certain general features can be 
observed from the twelve topologies. 
For instance, topology 1 uses minimum components, which 
may eventually lead to a reduction of volume and cost. 
However, it carries a discontinuous input current, and may 
hence not be suitable for photovoltaic systems. Topology 2 can 
smooth its input current, but only if its ratio of C2 to C1 matches 
strictly with its magnetic turns ratio. This strict requirement is 
however not applicable to topology 3, since it has an inductor in 
series with its input source. Nevertheless, the above three 
topologies can be commonly categorized as the T-source type, 
since their existing coupled inductors in black effectively form 
T-shaped structures. 
The same inductive smoothing of input current has also been 
ensured by topology 4, which in addition, generates the highest 
boost among the twelve topologies. Topologies 5 to 9 have, in 
fact, been modified from topology 4 to introduce different 
current and voltage stresses. For example, by connecting the 
negative terminal of C3 to the positive terminal of C1 in 
topology 4, topology 6 is formed with a decreased voltage 
stress across C3. Topologies 4 to 9 can therefore be grouped 
together under quasi-Z-source type, since their existing circuits 
in black resemble the quasi-Z-source inverter found in [16]. 
As for topology 10, it can better prevent saturation of its 
coupled inductor, because of two capacitors connected in series 
with windings of Lcouple in Fig. 1(j). A third capacitor at terminal 
2 of Lcouple is however absent, but according to circuit laws, no 
dc current will still flow through that terminal. The concept 
here is thus similar to the existing LCCT-type CISI, whose two 
windings are also in series with two capacitors. Thus, topology 
10 is categorized under the LCCT type. Topologies 11 and 12 
are considered as the DA type, since they use more diodes than 
capacitors for voltage boosting. The DA-type CISIs will 
therefore have more prominently different gain expressions 
than the other high step-up CISIs, as demonstrated next. 
III. OPERATIONAL PRINCIPLES 
Fig. 3 shows the diode-assisted Y-source inverter (DA-YSI), 
derived from topology 11 in Fig. 1. For conciseness, its inverter 
bridge and load have also been replaced by a switch SW and a 
current source in parallel, while its coupled inductor has been 
modeled by a leakage inductance and three ideal windings. Fig. 
4 shows its operational modes, while Fig. 5 shows the key 
waveforms accompanying these modes. Both figures are now 
described, as follows. 
ST [t0, t1]: Switch SW, diodes D1 and D3 conduct, while diode 
D2 is reverse-biases, leading to Fig. 4(a). The coupled inductor 
is thus clamped by C1 and C4. Moreover, a large voltage vLK 
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Fig. 1.  Family of proposed CISIs. (a) Topology 1, (b) Topology 2, (c) Topology 3, (d) Topology 4, (e) Topology 5, (f) Topology 6, (g) Topology 7, (h) Topology 
8, (i) Topology 9, (j) Topology 10, (k) Topology 11, (l) Topology 12. 
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Fig. 2.  Different LCouple configurations. (a) Y-type, (b) T-type (c) ∆-type (d) LCCT-type (e) Г-type. 
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appears across the leakage LK to force its current down rapidly. 
During that time, source Vin also charges Lin, which when 
considered with other observations, yields the following 
voltages across LM, Lin and Lo. 
1
1 4
3 2
( )LM C C
N
v V V
N N
 

                        (1) 
3Lo Cv V                                      (2) 
4( )Lin in Cv V V                                 (3) 
1 4( )LK C Cv K V V   , 1 3
3 2
N N
K
N N



               (4) 
where d is the ST duty ratio, and K is the winding factor. 
ST [t1, t2]: Current through leakage LK reaches zero, causing 
the diode D1 to reverse-bias in Fig. 4(b) without affecting the 
states of the other devices. The voltages across LM, Lin and Lo 
are thus the same as those during [t0, t1], but vLK across LK is 
now zero.  
NST [t2, t3]: Switch SW turns OFF with all diodes remaining 
in conduction, as shown in Fig. 4(c). Conduction of D3 is 
particularly necessary, in order to carry most current through 
Lin, as leakage current through LK increases gradually from zero. 
The increase in leakage current is, in turn, brought by a large 
leakage voltage vLK, which together with other observations, 
yields the following voltage expressions. 
1
1 3
3 2
( )LM C C
N
v V V
N N
 

                       (5) 
4Lo Cv V                                       (6) 
3Lin C inv V V                                   (7) 
3 1( )LK C Cv K V V                               (8) 
Moreover, since the conduction of D3 ends when leakage 
current rises to current Iin through Lin, the duration ∆dT = t3  t2 
can be calculated from: 
( )1 d d T
in LK
dT
in K
P
I v dt
V L

                        (9) 
where T is the switching period, and d = (t2  t0) / T is the earlier 
defined ST duty ratio. 
NST [t3, t0]: This corresponds to Fig. 4(d), which is the state 
entered, after diode D3 begins to block, while the other two 
diodes remain in conduction. Voltages across LM and Lo thus 
remain unchanged from those during [t2, t3], while voltage 
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Fig. 3.  DA-YSI with clamped dc-link voltage. 
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Fig. 4.  Equivalent circuits of DA-YSI when in (a) ST state [t0, t1], (b) ST state 
[t1, t2], (c) NST state [t2, t3], and (d) NST state [t3, t0]. 
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Fig. 5.  Key waveforms of DA-YSI. 
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across Lin changes to: 
 1 3 3( )Lin C C C inv K V V V V                   (10) 
where α = Lin / (Lin + LK) is the series voltage division factor 
between Lin and LK. 
When the equations in the four states now are defined, 
volt-second balance respectively applies to LM, Lo and Lin and 
gives: 
2 3 0
0 2 3
( )
0 ( )
+
= 0
t t t
Lx Lx Lxt t t
dT d d T T
Lx Lx LxdT d d T
v dt v dt v dt
v dt v dt v dt



  
  
  
     (11) 
where Lx = LM, Lo or Lin. Further assuming that LK is small, and 
hence α  1 and ∆dT  0, concise expressions for the capacitor 
voltages and voltage gain B of the DA-YSI can be derived as: 
1 2
(1 2 )
1 (2 )
in
C
d V
V
K d Kd


  
                      (12) 
3 2
(1 )
1 (2 )
in
C
d V
V
K d Kd


  
                     (13) 
4 21 (2 )
in
C
dV
V
K d Kd

  
                      (14) 
2
1
1 (2 )
dc
in
V
B
V K d Kd
 
  
                   (15) 
In contrast, the gain of the traditional YSI has earlier been 
derived as B = 1/(1  Kd) in [9], which for the same d, is smaller 
than that of the DA-YSI. Alternatively, to generate the same 
gain, the DA-YSI will demand a smaller d, which must now 
vary within the following narrower range. 
22 4
0
2
K K
d
K
  
                        (16) 
Even more importantly, its dc-link voltage has successfully 
been clamped by C3 and C4 during the NST states. Voltage 
spikes across its dc-link have hence been effectively lowered 
throughout the full switching period. The lowering of spikes 
can also be ensured by other topologies in Fig. 1, which for 
comprehensiveness, have their gains derived and listed in Table 
I. Different winding factor K expressions for those coupled 
inductors shown in Fig. 2 have also been summarized in Table 
Ⅱ for an easier reference.  
IV. EXPERIMENTAL RESULTS 
Experiments have been performed with a 200 W DA-YSI, 
whose coupled inductor with winding turns of 40:40:80 (K = 3) 
has been “loosely” wound on a C055863A2 core. The 
inductances of N1, N2 and N3 are L1 = 0.3669mH, L2 = 
1.4215mH, L3 = 0.3661mH. The leakage inductances of N1, N2 
and N3 are LK1 = 2.29μH, LK2 = 1.83μH, LK3 = 7.77μH. This is to 
deliberately enlarge leakage influences for more effective 
testing of the inverter, whose input voltage and switching 
frequency have been set to 80 V and 10 kHz, respectively. The 
expected dc-link and output ac peak voltages are then 200 V 
and 160 V, respectively, if d = 0.13 and modulation index M = 
 TABLE Ι 
SUMMARY OF GAINS FOR DIFFERENT CISIS IN FIG. 1 
Figure Number Gain B = Vdc/Vin 
category 
Topology 1 (Fig. 1(a)) 1/[1-(1+K)d] 
T-source type Topology 2 (Fig. 1(b)) 1/[1-(1+K)d] 
Topology 3 (Fig. 1(c)) 1/[1-(1+K)d] 
Topology 4 (Fig. 1(d)) 1/(1-(2+K)d) 
Quasi-Z-source type 
Topology 5 (Fig. 1(e)) 1/[1-(2+K)d] 
Topology 6 (Fig. 1(f)) 1/[1-(2+K)d] 
Topology 7 (Fig. 1(g)) 1/[1-(2+K)d] 
Topology 8 (Fig. 1(h)) 1/[1-(2+K)d] 
Topology 9 (Fig. 1(i)) 1/[1-(2+K)d] 
Topology 10 (Fig. 1(j)) 1/(1-Kd) LCCT type 
Topology 11 (Fig. 1(k)) 1/[1-(2+K)d+Kd2] 
DA-CISIs type 
Topology 12 (Fig. 1(l)) 1/(1-d) [1-(1+K)d] 
 
TABLE Ⅱ 
TURNS RATIOS OF DIFFERENT COUPLED INDUCTOR CONFIGURATIONS 
Coupled Inductor Turns ratio K 
Y-type (N1+N3)/(N3-N2) 
T-type (N1+N2)/ N2 
∆-type 
(N2+N3)/N3  
(N2 = N1-N3) 
LCCT-type N1/ N2 
Г-type N2 /(N2-N1) 
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Fig. 6.  Experimental waveforms of Vdc, vD1, vD2 and vD3.of DA-YSI. 
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Fig. 7.  Experimental waveforms of Vdc, iD1, iD2 and iD3 of DA-YSI. 
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0.8. These expectations that the overvoltage spikes disappear 
have been verified by results presented from Fig. 6 to Fig. 10. 
Starting with Fig. 6 and Fig. 7, the illustrated dc-link voltage 
and diode variables are obviously not burdened by unwanted 
high voltage spikes, except for transient ringing triggered by 
semiconductor switching. 
 Voltages and currents of the phase-leg formed by switches 
S1 and S2 are next shown in Fig. 8, where it can be seen that the 
same positive ST current ist flows through both switches when 
their voltages are both zero. On the other hand, when in a NST 
state, only one switch current is non-zero, and will flow through 
the corresponding anti-parallel diode if its value is negative. Fig. 
9 then shows the input dc voltage Vin, input dc current Iin, output 
ac voltage vo and output ac current io, from which the peak ac 
voltage has been read to be 155 V. It is thus only 5 V less than 
its theoretically computed value, which is mostly attributed to 
the effects of the leakage inductance and the equivalent series 
resistance (ESR). 
The YSI is also tested on the same board for comparison. The 
duty ratio and modulation index are 0.2 and 0.8 for YSI, 
respectively, and the circuit parameters are the same with 
DA-YSI. Thus, the theoretical dc-link voltage is 200 V and 
output ac peak voltages are 160 V. Fig. 10 shows the Vdc of 
DA-YSI and YSI. It can clearly be seen that the dc-link voltage 
spikes have been limited to small values in the DA-YSI, while 
the voltage spikes of the YSI is more than two times above the 
theoretical value of dc-link voltage. Measured efficiencies of 
both inverters are next shown in Fig. 11, where the trend noted 
is efficiency of the DA-YSI is slightly lower than that of the 
YSI from around 100W to 265W. Above that range, efficiency 
of the DA-YSI becomes higher, as the amount of leakage 
energy efficiently recycled becomes more prominent. 
V. CONCLUSION 
This letter presents a new family of CISIs, which in addition 
to inheriting all advantages offered by a coupled inductor, 
generate even higher gains with a specified shoot-through duty 
ratio. Additionally and more importantly, by including a diode, 
an inductor and two capacitors to form an absorbing circuit, all 
proposed CISIs do not generate dangerously high dc-link 
voltage spikes, and are hence less prone to damages. This 
intended feature, together with the inverter voltage gain, has 
thoroughly been analyzed with a DA-YSI, which indeed, are in 
agreement with obtained experimental results. 
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Fig. 11.  Efficiency comparison of the YSI and DA-YSI. 
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